Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is different between analyze -autoread and -verilog?

Status
Not open for further replies.

Collang2

Junior Member level 3
Junior Member level 3
Joined
Jun 11, 2021
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
314
I'm reading designs on the Design compiler, but there is trouble because there are a lot of the same macros in different files. so I changed the code 'analyze -autoread -> analyze -verilog'.

I have a question. What is different between autoread and verilog?

-autoread checks dependencies and reads designs. -verilog reads in the order of the file list. But in the end, if the same file list is read, what is the reason for using autoread?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top