what is D-algorithm and 9V-algorithm in VLSI Testing and testability

Status
Not open for further replies.
K

kumar91

Newbie level 6
Joined
Oct 15, 2012
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,365
i want to know what is D-Algorithm and 9V-algorthim...?????
any link regarding or material is of most need
 

The D-Algorithm is a method to trace back observability of an error/a change fomr the outputs back into the design to judge the quality of a test pattern. AFAIK it was introduced by a Mrs. "Elisabeth Auth" from Siemens in the early 1990tes. The major reason behind that is to find those test patterns which cause the highest number of errors (like stuck as 0/1) to show up at the outputs to cut down the number of the testpatterns which must be used to qualify a certain chip.

With better testpatterns, tests run quicker and thus become cheaper. AFAIK there was a program DALGO released, doing this.

The other algo is not known to me. My ASIC times are over since >15 years now
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…