its a technique of skewing the clock when you know that the clock arrival times for the next logic gate/stage is faster and you can skew the clock so that the previous stage timing performance is improved. Theres lot of material on this forum. Seach for it.