Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Race around problem is unwanted and uncontrollable oscillations occuring in level trigerred JK flipflop due to a feedback from output to input. It is overcome by master-slave configuration, edge triggering etc.
in jk latch, the output is feedback to the input, and therefore change in the output causes the change in inputs. due to this in the postive half of the clock pulse if j and k both are high then the output toggles simultaneously. this condition is known as race around condition.
to overcome this problem we should use master slave ff.
r u asking abt race around problem in flip flop or in the code u r writing?
if its a flipflop then the above answers r correct...
if its in the code, u will get the race condition, when the variable value is the changing at a same time by two different tasks and the result value of that variable is undefined ..
In JK flip flop we provide feedback path sometimes both the inputs are high which gives Erroneous state.Or we can say A condition in logic network in which the difference in propagation times through two or more signal paths in the network can produce an erroneous output.This can be removed by using Master slave Flip flop.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
