What is a concept of ZERO DELAY BUFFER ??

Status
Not open for further replies.
J

jay_ec_engg

Full Member level 3
Joined
Jun 19, 2004
Messages
155
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Location
India
Activity points
1,581
Hi ..
what is the concept of zero delay buffer ?
for what purpose it is used and what is the logic ?
 

Hi,

For such buffer, signal transition from input to output is equal to 0. It is mainly used for high speed clock distribution on a board.
Clock source is connected to several buffer inputs and is distributed to different branches.
By having 0 delay between inputs and outputs, raising and falling edge of the clock occurs in the same time, on each branch of the distribution.
 

Hello,

Because the reality does not allow a zero delay these buffers are using a PLL (phase lock(ed) loop) to achieve a “zero” delay.

Bye,
cube007
 

Zero delay in the sense... upto what freq it will work .. i mean what is the dealy time ?? its in nano sec or pico sec ??
is this a tech or some ICs are used for the same ..
 

You also should note that one of pins is a feedback pin to control the clock screw. the pin should have same load with other pins. The phrase of the output clock may be adjust by this way.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…