I am not aware of that requirement. We usually have timing/area/power requirements on a design. But skew?? Usually any skew can be tolerated if the functionality is not affected.
When you can MET the timing and achieve other requirement, this means your clock skew is not problems.
Because if your skew is so bad, you can'e met the timing.
Skew limits are imposed on the design due to statistical variation in the clock tree on chip. If the difference is too much .... it is better to keep the skew variation to the minimum so that the variation tracks across Process voltage and temperature and silicon variations.