Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
High Fanout Nets: Some nets other than clock nets is called HFN.
Ex: Reset, Scan Enable etc.
During synthesis, We set set_max_fanout to some number. i.e. we are telling the synthesis tool to that more than the max_fanout number treat it as High fanout net , so the tool knows and buffers the nets.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
