Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What happen when connect the N-well and P-sub to the ground?

Status
Not open for further replies.

wangliangk

Newbie level 5
Newbie level 5
Joined
Sep 1, 2005
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,338
There is a varcap in a RF IO PAD and we connect both the N-well and P-sub to the ground, what will happen? And how to solve this problem?
Thanks!
 

Re: What happen when connect the N-well and P-sub to the gro

If the N-well contains transistors, by tying the N-well to ground you will have lutch-up issues. Remember that between drain and body of P-Mos you have a diode with the N-side being the N-well.
 

Re: What happen when connect the N-well and P-sub to the gro

Hi,
In the layout, the N-well is of a varcap, if we tying the N-well and P-sub to ground by contact, the ERC reports warning, how to connect can avoid this issue?

Thanks!
 

You can waive this warning.
 

Re: What happen when connect the N-well and P-sub to the gro

U will definetly get the latchup issue. during DRC verification u will get theMulti stap error( ie Wells at different potentials).The N-Well and the P-substrate junction forms a diode which should be always be reverse biased to avoid the minority carrier injuction to the substrate which causes the triggering of thr parasitic BJT wht we used to call this phenemonon as the Lath up.So to avoid this we have to connect the N-Well to the VDD.Same for the case of the P-sub also.

vijay
 

Re: What happen when connect the N-well and P-sub to the gro

vijay.kumarreddy said:
U will definetly get the latchup issue. during DRC verification u will get theMulti stap error( ie Wells at different potentials).The N-Well and the P-substrate junction forms a diode which should be always be reverse biased to avoid the minority carrier injuction to the substrate which causes the triggering of thr parasitic BJT wht we used to call this phenemonon as the Lath up.So to avoid this we have to connect the N-Well to the VDD.Same for the case of the P-sub also.

vijay

In the varcap, the P+ area inside Nwell is connected with the N-well. So at least two junctions (P+/Nwell and Nwell/Psub) of the PNPN structure are zero biased. I don't think latchup is an issue in this situation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top