Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
GIDL currents arises in the high electric field under the gate/drain overlap region. GIDL occurs at a low Vg and high Vd bias and generates carriers into the substrate and drain from surface traps or badn-to-band tunneling,
(taken from: Kaushik Roy :"Low Power CMOS VLSI Circuit Design")
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
