Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What effect the gain error and offset error in pipelined ADC

Status
Not open for further replies.
M

megzhuy

Junior Member level 2
Junior Member level 2
Joined
Apr 5, 2005
Messages
22
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,399
RT. Is there any reference about this problem. I am going to design a pipelined ADC, but lack of basic knowledge. Is there anybody can give some useful suggestion or reference?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top