What do u mean by design for verification

Status
Not open for further replies.
like the assertion verification method,it can give you a convenient avenue to verify your design.
 

Verification process requries .
Verifiaction behaviour models models
bench
and test cases

IN other words it can be said that designing a Test Becch and building high levels trasactors over the behavioral models such that the test cases can be written in efficent way. The becn can also include iuntergrated monotirs and checkers using assertions and other house keeping modules
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…