Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What determines speed of logic circuits?

Status
Not open for further replies.

rectifier

Member level 5
Member level 5
Joined
Jun 4, 2005
Messages
90
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,905
speed of logic ciruits

can somebody explain what determines the speed of the logic circuits like rdl,ttl,ecl,dtl,etc..
 

Re: speed of logic ciruits

Speed of the logic circuits is determined by the transistor or fet switching speed and the load receiver input capacitance
 

Re: speed of logic ciruits

Older logic types (RTL, DTL) use junction transistors in the output stage with resistor pullups. Speed limiting factors are:
. Transistors take time to come out of satuaration.
.
. Resistor pullup has limited output current capability.
. This limits the speed at which the output staqge can charge
. a capacitive load.
.
TTL families typically have "totem pole" outputs in which the pullups and pulldowns are both active devices. This increases the capacitive drive capability, and thus the speed in swithching for "0" to "1". However they still suffer from the long time required to come out of saturation.
.
STTL, LSTTL, ASTTl, etc have Schottky diode clmamps in the output stages that prevent the devices from going into saturation, and therefore don't suffer from the "unstauration" time.
.
CMOS devices use complementary CMOS transistors in the output stage. MOS devices are majority carrier devices, and therefore do not suffer from the saturation problem of Junction transitors, which are minority carrier devices.
.
ECL devices are current mode devices that are always operated in the linear region, and therefore do not suffer from saturation problems. Also, the voltage swing is very small, so the load current due to a capacitive load is small. The downside is that the use a large amount of current.
Regards,
Kral
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top