Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the pros of this driver circuit?

Status
Not open for further replies.

huangjw

Member level 2
Member level 2
Joined
May 10, 2005
Messages
53
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,694
hi,
this circuit is used as a driver,what is its advantage.does it to reduce the power dissipation,or other function.and how does the caps work.
3x in advance
 

THE drive circuit

the two capas and logic gates all seem to increase the delay time. no idea why.
 

Re: THE drive circuit

I think that the capacitors are intended to reduce the slew rate so that reducing the EMI emissions.
 

THE drive circuit

this cct is not just driver
I think that the aim of this is to make a specific delay
but the question now why he force the input signal to
pass through two pathes i think when we notice the first part of the cct we can note that it seems like d flip flop.
 

Re: THE drive circuit

use calss a b
or d
could be better
 

THE drive circuit

prevent shut through.
this is to say, prevent NMOS and PMOS work together
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top