S/H in pipeline ADC
Without front_end S/H block, that would contribute to aperture errors.
There are S/H capacitors in stage1, but it can't guarantee the sub-ADC's sample same as MDAC's sample.
in other word: Vin must go to two blocks in every stage, if without front_end S/H block, the Vin is variable.
Added after 7 minutes:
It will be save power and die size if absence of front_end S/H block. You can modify the timing in stage1 to reduce the aperture errors as without FE S/H block.
You can reference IEEE paper:
"A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC" by Iuri Mehr and Larry Singer March 2000 Solid-state Circuits IEEE.