Hi,
Skew of clock signal makes some contribution for the next flip-flop's insertion delay.... Because it also considers when the delay between source path and the Clk pin of 2nd Flip-flop is considered..
Am i right?... correct me if i am wrong..
And i want to know is there anyway we reduce this delay in the synthesis tool itself...
Thanks...
- - - Updated - - -
Hi,
In the measures we take to reduce the skew between pins, we need to match the clock paths by using any logic combination it may be buffers, inverters or transmission gates... So we are introducing some delay because of the "Matching Logic" we used...
This may be the reason for the increased delay we are getting..
Thanks....