What are the inputs required to do post layout timing analysis and for power analysis

Status
Not open for further replies.

n.suresh60

Junior Member level 3
Joined
Sep 15, 2013
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Bengaluru
Visit site
Activity points
1,428
Hi Friends. I hope all of you doing Well.

Please mention what are the input files required for the Post layout STA, and for the Power analysis.
like what are the library files required or any other file..and how to do power analysis with Cadence EPS tool- what are the input file required to do power analysis.?

Thank you..
 

Re: What are the inputs required to do post layout timing analysis and for power ****

Post layout STA requires gate level netlist, stdcell timing library (lib or db) for cell delay. SDF or SPEF for interconnect delay. Design contraints (SDC from SNPS).
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…