Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
one track is approximately the minimum spacing between metal1 and metal1 via in a technology node . Track is generally used as a unit to define the height of the std cell. a 12 track cell will be taller than a 9 track cell. a 12 track std cell will be taller , that means more metal1 routing space is available within the cell, hence cells will be faster. where as in a 9 track cell, the cell will be compact, but speed is less compared to 12 track.
9track -> less area, less speed compared to 12 track
12tarck -> more area, more speed compared to 9 trac
Suppose you have a NAND gate. Now with same W/Ls of transitor if you make layout in 9 tracks and 12 tracks, then 12 track NAND gate layout would be somewhat in thinner but taller by 33.33%. Since it is taller that means there is more space horizontally available for routing over this 12 track cell compared to 9 track cell.
the basic funda is simple , bigger cells has better driving capablity , than their equivalent normal cells . i.e they will be faster than their normal counter parts
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
