What are meta file and macro file?

Similar threads

• M

  What is DM and CM mismatch?

  • Started by m.m.m
  • Jun 12, 2024
  • Replies: 1

  Analog Integrated Circuit (IC) Design, Layout and more
• G

  cadence gds file to hfss, TSMC metal to metal distance

  • Started by goatmxj666
  • Aug 4, 2023
  • Replies: 1

  Analog Integrated Circuit (IC) Design, Layout and more
• H

  Post-layout Results are not correct

  • Started by hosseineslahi7
  • Dec 24, 2023
  • Replies: 5

  Analog Integrated Circuit (IC) Design, Layout and more
• I

  Linux command to delete cadence temp files

  • Started by im_pam
  • Aug 13, 2024
  • Replies: 7

  Analog Integrated Circuit (IC) Design, Layout and more
• G

  How to extract Cgg from a SPICE model file

  • Started by garvind25
  • Feb 9, 2023
  • Replies: 2

  Analog Integrated Circuit (IC) Design, Layout and more