What are different layer optimization techniques in VLSI for lower nodes?

Status
Not open for further replies.
G

Girija_123

Newbie level 5
Joined
Aug 3, 2022
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
53
Will you please let me know What are different layer optimization techniques in VLSI for low power nodes?
 

Sort by date Sort by votes
ThisIsNotSam said:
I can't make sense of this question. What is a layer technique?
Click to expand...
This was also interview question, Probably interviewer might be thinking about layer promoting from lower layer to higher metal layer, so that we can see timing improvement for violated setup paths.
 
Last edited:

Upvote 0 Downvote
Girija_123 said:
This was also interview question, Probably interviewer might be thinking about layer promoting from lower layer to higher metal layer, so that we can see timing improvement for violated setup paths.
Click to expand...
that sounds very strange. maybe the interviewer wanted to go in the direction of non-default rules but the wording os very strange.
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…