What are chip probe patterns?

[awais980]

Hi,

I am trying to collect information about chip probe patterns, but I could not find much information online.
These patterns are required at tape-out stage. What does these patterns mean? And which tools are used to generate these patterns?
And it seems that these patterns are not part of DFT patterns and they belong to separate category.

Thanks.

 

[dpaul]

Do you mean STIL patterns which are fed to the design for verification before tape-out?
Such patterns can be generated by various ATPG tools, depending on the intented test and the DUT.