Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Weekend SystemVerilog Course (VSV)

Status
Not open for further replies.

cvc.training

Newbie level 4
Newbie level 4
Joined
May 22, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
Weekend SystemVerilog Course (VSV)
CVC is launching its highly successful 2 days certificate course on Functional Verification using SystemVerilog with a project in one of the following domains.
• Networking
• Communication
• Image Processing
While the basic 2-days class is ideal for working professionals looking to upgrade their Verification skills, an extended project for 2-weeks (or 4-weeks) is highly recommended for those looking for jobs.
• Verification Using SystemVerilog (VSV) **broken link removed**
Visit **broken link removed** for more trainings and details.
Duration
Topic Duration
SystemVerilog Basics 0.5 day
Verification using SystemVerilog 1.5 days

Schedule
• Feb 12-13 , 2011
Contact
Send an email to: training@cvcblr.com and/or cvc.training@gmail.com for more details, cost etc. Or call us at: +91-9620209226/+91-80-42134156
Please include the following details in your email:
Name:
Company Name:
Contact Email ID:
Contact Number:

---------- Post added at 09:38 ---------- Previous post was at 09:38 ----------

Weekend SystemVerilog Course (VSV)
CVC is launching its highly successful 2 days certificate course on Functional Verification using SystemVerilog with a project in one of the following domains.
• Networking
• Communication
• Image Processing
While the basic 2-days class is ideal for working professionals looking to upgrade their Verification skills, an extended project for 2-weeks (or 4-weeks) is highly recommended for those looking for jobs.
• Verification Using SystemVerilog (VSV) **broken link removed**
Visit **broken link removed** for more trainings and details.
Duration
Topic Duration
SystemVerilog Basics 0.5 day
Verification using SystemVerilog 1.5 days

Schedule
• Feb 12-13 , 2011
Contact
Send an email to: training@cvcblr.com and/or cvc.training@gmail.com for more details, cost etc. Or call us at: +91-9620209226/+91-80-42134156
Please include the following details in your email:
Name:
Company Name:
Contact Email ID:
Contact Number:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top