want tool regarding the project - vhdl to verilog tool

Status
Not open for further replies.
what is the procedure to translate code using this tool. i could not option like translate
 

Sorry, in my dictionary there is no such phrase called 'spoon-feeding'!
Amit Kumar has already done some work for you.

Use google search and read carefully the search results is all I can suggest to you.
 

VHDL if =>tool translates=> Verilog if

VHDL AND ==> Verilog &

etc...

these tools generally just perform some sort of lexical substitution and that is why they usually screw up to some extent. My preference hand convert or just leave it as is and run mixed mode simulations.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…