want tool regarding the project - vhdl to verilog tool

[supriya123]

sir i want VHDL to VERILOG tool

 

[amit.kumar11]

Hi,

Checkout these links:

1) http://www.syncad.com/verilog_vhdl_translator.htm

2)http://www.edautils.com/vhdl2verilog.html

More you can search and get.

Amit

 

[supriya123]

what is the procedure to translate code using this tool. i could not option like translate

 

[amit.kumar11]

Hi,

You wants to know how tool is translating or you want to use the tool?

Amit

 

[dpaul]

Sorry, in my dictionary there is no such phrase called 'spoon-feeding'!
Amit Kumar has already done some work for you.

Use google search and read carefully the search results is all I can suggest to you.

 

[supriya123]

hii
i want how tool is working(like language translation steps)

 

[ads-ee]

VHDL if =>tool translates=> Verilog if

VHDL AND ==> Verilog &

etc...

these tools generally just perform some sort of lexical substitution and that is why they usually screw up to some extent. My preference hand convert or just leave it as is and run mixed mode simulations.

 

[dpaul]

hii
i want how tool is working(like language translation steps)

Then perhaps find & read some IEEE/research-based papers (if they exist).