want to start a new VLSI Company in Chennai

Similar threads

• C

  How to declare a define of verilog in design compiler?

  • Started by coshy
  • Thursday at 11:28 AM
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• A

  I want to know where to use sdf and spf.

  • Started by Austin_Bae
  • Aug 7, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• When there are violations in all areas of setup, hold, transition, cap, which one is recommended to start with fix_*_eco?

  • Started by Collang2
  • Oct 23, 2023
  • Replies: 4

  ASIC Design Methodologies and Tools (Digital)
• T

  How to create a differential clock in dc_compiler

  • Started by TonyLS
  • Feb 9, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• A

  What are different types of ENDCAP cells in VLSI and what is the actual difference between them?

  • Started by Ashokb431
  • Nov 22, 2023
  • Replies: 5

  ASIC Design Methodologies and Tools (Digital)