Non AMP

waht is "smartcell " tools

Thread starter mitchell
Start date Mar 26, 2004

Status: Not open for further replies.

Mar 26, 2004

#1

M

mitchell

Member level 3

As title

Status: Not open for further replies.

Similar threads

S
In Axi why is strobe is used only during write operation??
- Started by sara1983
- Aug 15, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
H
Is it possible to covert POCV to SOCV?
- Started by hjmoon
- Sep 3, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
Debugging `make: 'run' is up to date.`
- Started by coshy
- Jul 10, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
E
[SOLVED] Why is my clock network considered as ideal here (PrimeTime)?
- Started by EE18
- Aug 11, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
I
VDC symbol (analog library) is not appear in cadence Virtuoso
- Started by im_pam
- Aug 10, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)