Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the voltage stress is a ratio between the applied worse case voltage and the rating of the device. the higher the applied voltage, the more margin you will need. i.e. in 5V applications, you can have 80% stress. in 500V applications you can have 60% stress. (just rules of thumb here)
note that i said WORSE CASE voltage.. this is NOT your nominal applied voltage.. but is usually some transient value. there are many things that can cause a transient.. i hope you know which is the worse one for your application.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.