voltage douler and tripper layout

one of my building block is to provide high voltage (say: 2Vdd or 3Vdd) to a MEMS electrostatic actuator, so I am thinking of using voltage tripper. i am quite new to this field.


The topology is a very traditional and uses cross-connected mosfet and commuting clocks. But I need more information for the layout to continue. I am not sure about how to avoid possible latch-up problem.

This voltage tripper draws almost no current so it is a pure capacitive load. My Vdd is 3.3V, so for the first stage which pumps to 2*Vdd I planed to use normal nmos transistor because the process file said that breakdown voltage for ndiff diode is 9V typical. And for the next stage which pumps the voltage from 2Vdd to 3Vdd, I planned to use nmosh transistor, which is limited by the nwell-sub junction breakdown voltage. Am I right?



Another question is that the nmosh layout drawn by myself can not pass the DRC check because ndiff can not cross nwell by design rule, how did you solve this problem?

Is there any layout example available?



Thank you very much.

I am not sure how much 3Vdd is but for several hundreds volt you can use a royer generator circuit followed by a cockroft walton multiplier if needed. Circuits like this are frequently used as a cold cathode fluorescent lamp driver for LCD backlighting.