vlsi chip designing.....

Status
Not open for further replies.

Muthuraja.M

Advanced Member level 4
Joined
Jul 20, 2013
Messages
101
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Visit site
Activity points
634
Hi frends this condition is not satisfied while simulating..

Pls give me reasons. And the change needed..


if (sel == 10 && q >= 6'b000100 && q <= 6'b001001) begin
assign en=1;
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…