Non AMP

VHDL to Verilog RTL translator.

Thread starter YUV
Start date Jun 2, 2004

Status: Not open for further replies.

Jun 2, 2004

#1

YUV

Advanced Member level 4

http://www.ocean-logic.com/pub/vhd2vl.tgz

Jun 2, 2004

#2

J

jimjim2k

Advanced Member level 3

Hi

Ignoring some little errors occuring in X-tek (X-HDL), I think it is a fine tool.

If you are interested-in it, search the forum for it.

tnx

Status: Not open for further replies.

Similar threads

A
VHDL code to that make text on lcd
- Started by aiman89
- Nov 15, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
E
Is there anything that converts verilog to resistor, capacitor level design?
- Started by electronicslab
- Oct 27, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
B
[SOLVED] Writing a verilog code to generate a single pulse?
- Started by BALU@FPGA
- Jul 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which one should I learn today? Verilog or Systemverilog?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design