Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Go to
**broken link removed**. You will find information about a VHDL -> SystemC translator. SystemC in brief is C/C++ with hardware semantics. I have used the tool. It need some improvements. Anybody interested to start a common project?
If you are generally interested in high-level languages, Xilinx has a tool called Forge which can generate FPGA implementations starting from Java behavioral descriptions. It is 50MB and it runs on Windows and SPARC Solaris. You will also need the implementation tools (ISE) from Xilinx to construct complete, top-down designs. I have not tested the tool but last week I downloaded it for evaluation. You will find it in Xilinx's web page.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.