Vidya Kumar
Newbie level 3
- Joined
- Dec 5, 2013
- Messages
- 3
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Location
- Abu Dhabi
- Activity points
- 22
Can i do assignments like:
a[2]<=b[2]???
When I had made this statement i got
VHDL syntax error:signature must have ']', but found <decimal_literal> 2 instead
What changes need to be done for this statement??
a[2]<=b[2]???
When I had made this statement i got
VHDL syntax error:signature must have ']', but found <decimal_literal> 2 instead
What changes need to be done for this statement??