VHDL Records equivalent in Verilog

imbichie · Jan 2, 2013

Hi All,

In VHDL Record is there for combining two or more signals/ports and we can call the records in a single name of representation.

So in Verilog is there any equivalent keyword for the same.

Thanks in Advance

ads_ee · Jan 2, 2013

The closest approximation is an interface, but I haven't run across any vendor tools that support it for synthesis. For simulation purposes it seems to be supported by the big vendors.

dave_59 · Jan 3, 2013

SystemVerilog has structures, which are synthesizable by most tools that claim support for SystemVerilog. Interfaces are also part of SystemVerilog, and are synthesizable as well, but they are not data types like a structure is.

VHDL Records equivalent in Verilog

imbichie

Full Member level 6

ads_ee

Full Member level 6

dave_59

Advanced Member level 3

Similar threads

VHDL Records equivalent in Verilog

imbichie

Full Member level 6

ads_ee

Full Member level 6

dave_59

Advanced Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency