VHDL Programming, define a specific variable

Status
Not open for further replies.
K

karan1207

Newbie level 5
Joined
Feb 25, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
please can you suggest how in VHDL I can define a variable which is visible in multiple processes of different components,, for example, I need a common CLK
 

Re: VHDL Programming

For every component, you will define a clock input.
When you connect blocks, you will connect the same clock signal for every block.
--
Amr Ali
 

Re: VHDL Programming

I have defined aclock input for every component, but how do i connect the clk. could u elaborate please. do i need to define the variable clk in the main program as global. how to do it?
 

Re: VHDL Programming

Using the component keyword and pin assignment
--
Amr Ali
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…