VHDL Problem Reply ASAP!

Status
Not open for further replies.
S

surbhisuri

Newbie level 1
Joined
Oct 14, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
delhi
Visit site
Activity points
1,288
Write VHDL description of the following combinational network as shown in Fig.1 using concurrent statements. Each gate has a 5 ns delay, excluding the inverter which has a 2-ns delay.
For fig, see attached doc file..
 

Attachments

  • reply.doc
    83.5 KB · Views: 88

Do your own damn homework. We're not here to do your work simply because you're too lazy to. Why did you even bother going to college? If you ever graduate, are you going to ask somebody to do your job for you, assuming you manage to convince someone to hire you?

Was that ASAP for you?
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…