ee_wmkab
Junior Member level 1
![Junior Member level 1](/styles/images/ranks/clevel1.gif)
verilog testbench pdf
Hi friend,
I am new to VHDL and Verilog. Could anybody provide some information about how to writing testbench in these two lanuage?
BR
Keith
Hi friend,
I am new to VHDL and Verilog. Could anybody provide some information about how to writing testbench in these two lanuage?
BR
Keith