Very large designs synthesis in Synopsys DC Compiler

Status
Not open for further replies.

ghada89

Newbie level 3
Joined
Apr 21, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,311
Hi!

I want to synthesize very large circuits, such as 256-bit 20148-inputs shuffling network which is built by instantiating many sub modules of 256-bit 2-input swapper which is in turn built by instantiating 256 2-bit swappers.

This is quite a big circuit, and it is being synthesized for cryptographic purposes later not for ASIC design, but we use hardware synthesis tools, such as Synopsys DC Compiler. The process eventually gets killed due to memory. So my question is: is there anyway such a circuit can be synthesized in reduced compile time and memory? Can the small module that is being instantiated so many times to build that circuit somehow be abstracted and its netlist "inserted" later, or any tricks with Synopsys DC Compiler which would be useful for synthesizing large circuits that I can make use of?

All help or ideas would be really appreciated!
 

isn't it defeating the whole purpose of "divide and conquer"....modularize the design...memory requirements are really an issue in most of the designs due to sheer size .... I think it will be easier to break the design into blocks and close the timing.... not worth it....
 

did you tried to synthesize your code before clamming you have some issue?
And after the tried (without constraint if you want) you could indicate the gate count you have.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…