Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VerilogA code for instance name and read write file

Status
Not open for further replies.

CadenceUser888

Newbie level 3
Newbie level 3
Joined
Oct 17, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
file read in veriloga

I currently use verilogA (in cadence 2006) to simulate a component with non static internal variable that I'd like to load/store (read/write from/to a file) corresponding to its instance (number or name, like I0,I1...), since the same component is replicated many times, I don't know if it's possible to write some verilog A code and how to get for each instance its reference in the netlist ?

Thanks
 

veriloga fscanf

It seems possible.
Try parameter.
When you instantiate such a component, you can transfer info such as instance name to component internal using iPar (I am not sure. You need refer to the cdsdoc).
 

veriloga $fscanf

It doesn't work. I can't even create a parameter string type in the verilog A source file !

thks

Added after 1 hours 50 minutes:

Although, there is functions as $fopen("%I") and $fwrite, but why not $fread or $fscanf ?

It seems in verilog A, no file can be read from the disk !!


Thx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top