Verilog to schematic simulation not working, please help

[michael_mikhael]

I followed some tutorials to create symbol and schematic from Verilog but when I simulate the schematic I get nothing in the output, I checked the the circuit a bunch of times and repeated the whole thing also a few times but it still doesn't work

 

[FvM]

No idea how the question is related to Verilog because you are showing an analog simulation circuit. The vdd and vss connection is however obviously wrong. You want connect vss to ground and vdd to a positive dc voltage.

 

[michael_mikhael]

I have the error fixed but it still doesn't work

 

[FvM]

What's inside?

 

[michael_mikhael]

nothing, when I descend in the hierarchy I don't see the transistors