Verilog "parameter" error...

Status
Not open for further replies.

davorin

Advanced Member level 3
Joined
Jun 7, 2003
Messages
901
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Location
Switzerland
Activity points
7,349
Does this sound familiar to someone?

""C:/verilog/test/tools.v", line 32: Error, syntax error near: parameter <- Error(s) found in Verilog source."

With the error line:

"parameter TEST = 8'b00000001;"
 

The only thing I can think of is that you may have the parameter located outside of the module.. I always just put them after the port declaration..

jelydonut
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…