verilog or vhdl coding need for power gating in mtcmos

Status
Not open for further replies.
Well the power features (gating, Level shifter...) are usually implemented via UPF or CPF dependent of the simulations & backend tools you have.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…