Verilog Module inside a TCL file

Harishddixit · Apr 8, 2013

Hi ...I am trying to parameterize a module...say a module which has one of the values which needs to be controlled via the TCL testcase.
So how to do it ??
I know how to call Verilog Tasks but I dont know how to call Verilog Module

Thank You

osm3000 · Apr 13, 2013

To make it easy, you can group the parameters you want in a single file.
In the TCL script, after you make your calculations for the parameters, make the script output the new parameters to this file of parameters,
then start compiling your design.

Verilog Module inside a TCL file

Harishddixit

Newbie level 2

osm3000

Newbie level 6

Similar threads

Verilog Module inside a TCL file

Harishddixit

Newbie level 2

osm3000

Newbie level 6

Similar threads

Privacy & Transparency

Privacy & Transparency