Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reply to thread

Message

I am currently working on a project "AES 128 bits ENCRYPTION DECRYPTION", using Verilog HDL.
Now the problem I am facing is that while simulation- if i provide a plain text all zeros, it gets decrypted perfectly. But when i provide a big number like all ones in plain text, the decryption doesnt work perfectly i.e. i dont get the original plaintext. I tried with various plaintexts like for some i get the decryption perfect but for some i dont get the accurate decryption output.
I also cross-checked my logic, it is correct...
Can you please help me with this? What can be the solution for this problem?

[QUOTE="Kaival_2934, post: 1790636, member: 695367"] I am currently working on a project "AES 128 bits ENCRYPTION DECRYPTION", using Verilog HDL. Now the problem I am facing is that while simulation- if i provide a plain text all zeros, it gets decrypted perfectly. But when i provide a big number like all ones in plain text, the decryption doesnt work perfectly i.e. i dont get the original plaintext. I tried with various plaintexts like for some i get the decryption perfect but for some i dont get the accurate decryption output. I also cross-checked my logic, it is correct... Can you please help me with this? What can be the solution for this problem? [/QUOTE]

Verification

Welcome to EDAboard.com

Reply to thread

Part and Inventory Search

Connect with us

Online statistics

Forum statistics