verilog dynamic instantiation ??

sivasankar · Apr 8, 2004

Hi,
Does any body know How to replicate a module instantiation for multiple time dynamically in VERILOG?
example

`ifdef PHY_MEM_4
`define MEM 4
`elsif PHY_MEM_5
`define MEM 5
`endif

RAM U_RAM (
cs_n,
cas_n
ras_n,

.....);

I want this RAM instance to be replicated multiple times depending upon the compilier dirictives `define MEM 4 or 5 or 6...

reply me
sivasankar

EEHardware · Apr 14, 2004

i want to konw about this ,too.
can anyone konw, please reply and pm me!

zhangyong · Apr 22, 2004

Sorry, I think there is no simle/shortcut way

silver_kiss · Apr 22, 2004

there is no short cut u hve to write it but internal signals u hve choice to use or not

radix · Apr 24, 2004

Good time to switch to VHDL and use the generate statement.

Just kidding, so no flames or starting of a religious war between VHDL and verilog, okay?

I think what a lot of folks do is run a pre-processor, like a perl script, on their verilog code to handle things like this. I mainly use VHDL but I worked at a verilog shop a couple of years back where one of the guys would name his original source files *.vpre. Then he would run his pre processor on them and convert them to standard *.v files. In addition to replicating instantiations he would also do some rudimentary type/port width checking.

Radix

verilog dynamic instantiation ??

sivasankar

Newbie level 6

EEHardware

Advanced Member level 4

zhangyong

Newbie level 4

silver_kiss

Newbie level 5

radix

Full Member level 3

Similar threads

verilog dynamic instantiation ??

sivasankar

Newbie level 6

EEHardware

Advanced Member level 4

zhangyong

Newbie level 4

silver_kiss

Newbie level 5

radix

Full Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency