Non AMP

verilog code for bit error rate testing

Thread starter hirailyas
Start date Mar 18, 2013

Status: Not open for further replies.

Mar 18, 2013

#1

H

hirailyas

Newbie level 1

hello
please provide verilog code for bit error rate teseing

Mar 18, 2013

#2

T

TrickyDicky

Advanced Member level 7

what if we all refuse?

Mar 19, 2013

#3

C

cwjcwjcwj

Full Member level 5

Interesting request. I doubt if someone could help you. Also, you are too lazy to write your request and explain about what you want!

Status: Not open for further replies.

Similar threads

I
Handling signal rate error in FPGA
- Started by Igloo2
- Aug 19, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
B
[SOLVED] Writing a verilog code to generate a single pulse?
- Started by BALU@FPGA
- Jul 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- May 28, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
D
Actel Proasic3 FPGA PnR error
- Started by DaveGB
- Friday at 10:56 AM
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design