Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verilog AMS

Status
Not open for further replies.
R

rishabhgupta1991

Newbie level 1
Joined
Mar 15, 2012
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Pilani
Activity points
1,273
I need to design a comparator through Verilog AMS. Could anyone guide me on how to approach? I am new to the language and don't know how to model analog systems like comparators/ op amps/sample and hold etc.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top