jimjim2k
Advanced Member level 3
Hi
Verilog-A Release in SmartSpice
Verilog-A belongs to the Analog Hardware Description Language (AHDL) class of computer languages. These AHDLs are now widely used to help design analog systems, with high level behavioral forms for continuous systems.
Verilog-A is a subset of Verilog-AMS (Analog Mixed Signal), a standard defined by Open Verilog International (OVI) as an extension of the IEEE 1364 Verilog HDL standard (Verilog Digital) [1]. The Verilog-A supported by SmartSpice is the latest version 2.0 defined in March 2000. Two kinds of description are possible in Verilog-A, structural description and behavioral description.
Compiled or interpreted Verilog-A language combined with SmartSpice provides designers with an easy to use, comprehensive environment for the design and verification of complex analog and mixed-signal circuits. It provides an executable specification for design integrity and powerful optimization capabilities for achieving those specifications – on schedule.
1. h**ps://src.silvaco.com/ResourceCenter/en/SimulationStandard/showArticle.jsp?year=2002&article=a1&month=apr
2. h**p://www.silvaco.com/products/behavioral_modeling/verilog_A_Datasheet.html
* -> t
tnx
Verilog-A Release in SmartSpice
Verilog-A belongs to the Analog Hardware Description Language (AHDL) class of computer languages. These AHDLs are now widely used to help design analog systems, with high level behavioral forms for continuous systems.
Verilog-A is a subset of Verilog-AMS (Analog Mixed Signal), a standard defined by Open Verilog International (OVI) as an extension of the IEEE 1364 Verilog HDL standard (Verilog Digital) [1]. The Verilog-A supported by SmartSpice is the latest version 2.0 defined in March 2000. Two kinds of description are possible in Verilog-A, structural description and behavioral description.
Compiled or interpreted Verilog-A language combined with SmartSpice provides designers with an easy to use, comprehensive environment for the design and verification of complex analog and mixed-signal circuits. It provides an executable specification for design integrity and powerful optimization capabilities for achieving those specifications – on schedule.
1. h**ps://src.silvaco.com/ResourceCenter/en/SimulationStandard/showArticle.jsp?year=2002&article=a1&month=apr
2. h**p://www.silvaco.com/products/behavioral_modeling/verilog_A_Datasheet.html
* -> t
tnx