vug
Newbie
![Newbie level 3](/styles/images/ranks/alevel3.gif)
I'm confused in writing the verilog A (analog Verilog) code for the above circuit in discrete domain ie, implemented in cadence virtuoso. This is a symmetrical charge pump using switched capacitor circuit. Can anyone help me with the code?