Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Verik, a modern language for design and verification

Status
Not open for further replies.

frwang

Newbie
Newbie level 1
Joined
Apr 5, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
1
Trophy points
3
Activity points
20
Hi, I am new to this forum, so if this post isn't in the right place let me know and I will move it! I am working on a hardware description language project that brings the modern software stack to hardware design. The idea is that it would be interoperable with SystemVerilog and provide a cleaner and more productive way of doing hardware design and verification. Here is a video that explains the main ideas. I am looking for feedback and collaborators, so let me know what you think!
https://www.youtube.com/watch?v=ZZ8__WTrkqw
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top