verification of FSM in verilog

Status
Not open for further replies.
R

rams.kl

Newbie level 3
Joined
Feb 14, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Hi everyone,

i have to verify a finite state machine. Can anyone please let me know how to verify finite state machine. which is the best way to verify a finite state machine in verilog

Thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…