Verification coverage of the inter signal between blocks inside DUT

Status
Not open for further replies.

hongzeng

Newbie level 5
Joined
Oct 9, 2012
Messages
10
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,338
I want to check some signals of the interface between two block: let's say Pre-processor and a ALU. Are there any direct way to check these signals so I can prevent the bugs of the first stage to affect the second one.
Should I use another receiver and checker to keep this verification environment reusable?
Thank you!
 

Great a packet to store these signals?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…